

Features

- Core
 - 32-bit ARM® Cortex® - M0+ CPU
 - Up to 32 MHz operating frequency
- Memories
 - 64Kbytes flash memory
 - 8Kbytes SRAM
- Clock system
 - Internal 4 /8/16/ 22.12 / 24 MHz RC Oscillator (HSI)
 - Internal 32.768 KHz RC oscillator (LSI)
 - 4 to 32 MHz crystal oscillator (HSE)
- Power management and reset
 - operating voltage: 1.7V~5.5V
 - Low power modes: Sleep and Stop
 - Power-on/Power-down reset (POR/PDR)
 - Brownout Detect Reset (BOR)
 - Programmable Voltage Detection (PVD)
- General purpose input and output (I/O)
 - Up to 15 I/Os, all available as external interrupts
 - Driver current 8mA
- 3-channel DMA controller
- 1 x 12-bit ADC
 - Supports up to 10 external input channels
 - Input voltage conversion range: 0~VCC
- Timer
 - A 16bit advanced control timer (TIM1)
 - 4 general purpose 16-bit timers (TIM3/TIM14/TIM16/TIM17)
 - A low-power timer (LPTIM), supports wake-up from stop mode
 - An Independent Watchdog Timer (IWDT)
 - A Window Watchdog Timer (WWDT)
 - A SysTick timer
 - A IRTIM
- RTC
- Communication Interface
 - A Serial Peripheral Interface (SPI)
 - Two Universal Synchronous / Asynchronous Transceivers (USARTs) with automatic baud-rate detection
 - A I2C interface , supports standard mode (100kHz)、 Fast mode (400 kHz) , supports 7-bit addressing mode
- Hardware CRC-32 module
- Two comparators
- Unique UID
- Serial wire debug (SWD)
- Working temperature: -40~85°C
- Package : QFN32

ZC2103 includes a ZC1103(FSK Transceiver) and a 32-bit ARM® Cortex® -M0+ microcontroller. It is a COB IC.

This file introduces 32-bit ARM® Cortex® -M0+ microcontroller.

Content

ZC2103	1
Features	1
2. Introduction	4
1Hz Out as AF	5
3. Functional overview	6
3.1. Arm [®] Cortex [®] -M0+ core	6
3.2. Memories	6
3.3. Boot mode	6
3.4. Clock System	7
3.5. Power management	8
3.5.1. Power block diagram	8
3.5.2. Power monitoring	8
3.5.3. Voltage regulator	10
3.5.4. Low power mode	10
3.6. Reset	10
3.6.1. Power reset	10
3.6.2. System reset	11
3.7. General-purpose input and output (GPIOs)	11
3.8. DMA	11
3.9. Interrupt	11
3.9.1. Interrupt controller NVIC	11
3.9.2. Extended interrupt/event controller (EXTI)	12
3.10. Analog to digital converter (ADC)	12
3.11. Timer	13
3.11.1. Advanced timer	13
3.11.2. General-purpose timer	13
3.11.3. Low power timer (LPTIM)	14
3.11.4. IWDG	14
3.11.5. WWDG	15
3.11.6. SysTick timer	15
3.12. Real time clock (RTC)	15
3.13. I2C interface	15
3.14. Universal synchronous asynchronous receiver/ transmitter (USART)	16
3.15. Serial peripheral interface (SPI)	17
3.16. SWD	18
4. Pin configuration	19
4.1. Port A multiplexing function mapping	22
4.2. Port B multiplexing function mapping	23
4.3. Port F multiplexing function mapping	23
5. Memory Map	24
Note:	25
6. Electrical characteristics	28
6.1. Test conditions	28
6.1.1. Min and Max	28
6.1.2. Typical value	28
6.2. Absolute maximum ratings	28
6.3. Operating conditions	29
6.3.1. General operating conditions	29
6.3.2. Power on and down operating conditions	29
6.3.4. Operating current characteristics	30
6.3.5. Low power mode wake-up time	32
6.3.6. External clock source characteristics	32
6.3.7. Internal high frequency clock source HSI characteristics	33
6.3.8. Internal low frequency clock source LSI characteristics	34
6.3.9. Memory characteristics	34
6.3.10. EFT characteristics	34
6.3.12. Port characteristics	35
6.3.13. NRST pin characteristics	35
6.3.14. ADC characteristics	36

6.3.15. Comparator characteristics	36
6.3.16. Temperature sensor characteristics	37
6.3.17. Timer features.....	38
6.3.18. Communication port characteristics	39
7. Package information	42
7.1. QFN32 package information	42
8. Ordering Information	43
9. Version history	44

2. Introduction

ZC2103's series microcontrollers are MCUs with high performance 32-bit ARM® Cortex® -M0 + core, wide voltage operating range. It has embedded 64 Kbytes flash and 8 Kbytes SRAM memory, a maximum operating frequency of 32 MHz, and contains various products in different package types. The chip integrates multi-channel I2C, SPI, USART and other communication peripherals, one channel 12bit ADC, five 16bit timers, and two-channel comparators.

ZC2103 series microcontrollers are -40 °C ~ 85 °C, and the operating voltage range is 1.7V ~ 5.5V. The chip provides sleep and stop low-power operating modes from meeting different low-power applications.

The ZC2103 series of microcontrollers are suitable for various application scenarios, such as controllers, portable devices, PC peripherals, gaming and GPS platforms, industrial applications.

Table 2-1 ZC2103 series product features and peripheral counts

Peripherals		ZC2103
Flash memory (Kbytes)		64
SRAM (Kbytes)		8
Timer	Advanced Timer	1 (16-bit)
	General pupose timer	4 (16-bit)
	low power timer	1
	RTC	1
	SysTick	1
	Watchdog	2
Comuni- cation Port	SPI	1
	I2C	1
	USART	2
DMA		3ch
RTC		Yes
Universal port		18
Number of ADC channels (external + internal)		8+2
Comparators		2
Highest frequency		32MHz
Operating Voltage		1.7~5.5V
Clock	Internal HSI	4/8/16/22.12/24MHz
	Internal LSI	32.768KHz
	External HSE	4~32MHz
Package		QFN32




Figure 2-1 Functional Module

3. Functional overview

3.1. Arm® Cortex®-M0+ core

Arm® The Cortex® - M0+ is an entry-level 32-bit Arm Cortex processor designed for a wide range of embedded applications. It provides developers with significant benefits, including:

- Simple structure, easy to learn and program
- Ultra-low power consumption, energy-saving operation
- Reduced code density and more

Cortex-M0+ processor is a 32-bit core optimized for area and power consumption and is a 2-stage pipeline Von Neumann architecture. The processor offers high-end processing hardware, including single-cycle multipliers, through a streamlined but powerful instruction set and an extensively optimized design. Moreover, it delivers the superior performance expected from a 32-bit architecture computer, with a higher coding density than other 8 and 16-bit microcontrollers.

The Cortex-M0+ is tightly coupled with a Nested Vectored Interrupt Controller (NVIC).

3.2. Memories

The on-chip integrated SRAM is accessed by bytes (8 bits), half-word (16bits) or word (32bits).

The on-chip integrated Flash consists of two different physical areas:

- Main flash area, which contains application and user data
- The information area has 4K bytes, and it includes the following parts:
 - Option bytes
 - UID bytes
 - System memory

The protection of Flash main memory includes the following mechanisms:

- Read protection(RDP) prevents access from outside.
- Write protection (WRP) control prevents unwanted writes (confuse by program memory pointer from PC). The minimum protection unit for write protection is 4K bytes.
- Option byte write protection, special unlocking design.

3.3. Boot mode

Through BOOT0 pin and boot configuration bit nBOOT1 (stored in Option bytes), three different boot modes can be selected, as shown in the following table:

Table 3-1 Boot configuration

Boot mode configuration		Mode
nBOOT1 bit	BOOT0 pin	
X	0	Select Main flash as the boot area
1	1	Select System memory as the boot area

0	1	Select SRAM as the boot area
---	---	------------------------------

The Boot loader program is stored in the System memory and used to download the Flash program through the USART interface.

3.4. Clock System

After the CPU starts, the default system clock frequency is HSI 8 MHz, and the system clock frequency and system clock source can be reconfigured after the program runs. The high frequency clocks that can be selected are:

- A 4 /8/16/ 22.12/ 24 MHz configurable internal high precision HSI clock.
- A 32.768 KHz configurable internal LSI clock.
- 4 ~ 32 MHz HSE clock can enable the CSS function to detect HSE. If CSS fails, the hardware will automatically convert the system clock to HSI, and software configures the HSI frequency. Simultaneously, CPU NMI interrupt is generated.

The AHB clock can be divided based on the system clock, and the APB clock can be divided based on the AHB clock. AHB and APB clock frequencies up to 32 MHz.




Figure 3-1 System Clock Structure Diagram

3.5. Power management

3.5.1. Power block diagram




Figure 3-2 Power Block Diagram

Table 3-2 Power Block Diagram

Serial number	Power supply	Power value	Describe
1	VCC	1.7v ~ 5.5v	The chip is supplied with power through the power pins, and its power supply module is part of the analogue circuit.
2	VCCA	1.7v ~ 5.5v	Power to most analogue modules from VCC PAD (a separate power supply PAD can also be designed).
3	VCCIO	1.7v ~ 5.5v	Power supply to IO, from VCC PAD
4	VDD	1.2v/1.0v \pm 10 %	VR supplies power to the main logic circuits and SRAM inside the chip. When the MR is powered, it outputs 1.2v. According to the software configuration, entering the stop mode can be powered by MR or LPR, and the LPR output is determined to be 1.2v or 1.0v.

3.5.2. Power monitoring

3.5.2.1. Power on reset (POR/PDR)

The Power on reset (POR)/Power down reset (PDR) module is designed to provide power-on and power-off reset for the chip. The module keeps working in all modes.

3.5.2.2. Brown-out reset (BOR)

In addition to POR/ PDR, BOR (brown-out reset) is also implemented. BOR can only be enabled and disabled through the option byte.

When the BOR is turned on, the BOR threshold can be selected by the Option byte, and both the rising and falling detection points can be configured individually.




Figure 3-3 POR/PDR/BOR threshold

3.5.2.3. Voltage detection (PVD)

Programmable Voltage Detector (PVD) module can be used to detect the VCC power supply (it can also detect the voltage of the PB7 pin), and the detection point can be configured through the register. When VCC is higher or lower than the detection point of PVD, a corresponding reset flag is generated.

This event is internally connected to line 16 of EXTI, depending on the rising/falling edge configuration of EXTI line 16. When VCC rises above the PVD detection point, or VCC falls below the PVD detection point, an interrupt is generated. In the service program, users can perform urgent shutdown tasks.




Figure 3-4 PVD Threshold

3.5.3. Voltage regulator

The chip designs two voltage regulators:

- MR (Main regulator) keeps working when the chip is in normal operating state.
- LPR (Low power regulator) provides a lower power consumption option in stop mode.

3.5.4. Low power mode

In addition to the normal operating mode, the chip has 2 low-power modes:

- **Sleep mode:** Peripherals can be configured to keep working when the CPU clock is off (NVIC, SysTick, etc.). It is recommended only to enable the modules that must work, and close the module after the module works.
- **Stop mode:** In this mode, the contents of SRAM and registers are maintained, HSI and HSE are turned off, and most modules of clocks in the VDD domain are stopped. GPIO, PVD, COMP output, RTC and LPTIM can wake up stop mode.

3.6. Reset

Two resets are designed in the chip: power and system reset.

3.6.1. Power reset

A power reset occurs in the following situations:

- Power on reset (POR/PDR)
- Brown-out reset (BOR)

3.6.2. System reset

A system reset occurs when the following events occur:

- Reset of NRST pin
- Windowed Watchdog Reset (WWDG)
- Independent Watchdog Reset (IWDG)
- SYSRESETREQ software reset
- Option byte load reset (OBL)
- Power reset (POR/PDR , BOR)

3.7. General-purpose input and output (GPIOs)

The software configures each GPIO as output (push-pull or open-drain), input (floating, pull-up/down, analogue), peripheral multiplexing function, and locking mechanism freeze I/O port configuration function.

3.8. DMA

Direct Memory Access (DMA) provides high-speed data transfer between peripherals and memory or between memory and memory.

DMA controller has three channels, and each channel is responsible for managing memory access requests from one or more peripherals. The DMA controller includes an arbiter for handling DMA requests for each DMA request's priority..

DMA supports circular buffer management, eliminating the need for user code to intervene when the controller reaches the end of the buffer.

Each channel is directly connected to a dedicated hardware DMA request, and each channel also supports software triggering. These functions are configured through software.

DMA is available for peripherals: SPI, I2C, USART, all TIMx timers (except TIM14 and LPTIM) and ADC.

3.9. Interrupt

The ZC2103 handles exceptions through the Cortex-M0+ processor's embedded Vectored Interrupt Controller (NVIC) and an Extended Interrupt/Event Controller (EXTI).

3.9.1. Interrupt controller NVIC

NVIC is a tightly coupled IP inside the Cortex-M0+ processor. The NVIC can handle NMI (Non-Maskable Interrupts) and maskable external interrupts from outside the processor and Cortex-M0+ internal exceptions. NVIC provides flexible priority management.

The tight coupling of the processor core to the NVIC greatly reduces the delay between an interrupt event and the initiation of the corresponding interrupt service routine (ISR). The ISR vectors are listed in a vector table,

stored at a base address of the NVIC. The vector table base address determines the vector address of the ISR to execute, and the ISR is used as the offset composed of serial numbers.

If a high-priority interrupt event occurs and a low-priority interrupt event is just waiting to be serviced, the later-arriving high-priority interrupt event will be serviced first. Another optimization is called tail-chaining. When returning from a high-priority ISR and then starting a pending low-priority ISR, unnecessary pushes and pops of processor contexts will be skipped. This reduces latency and improves power efficiency.

NVIC features:

- Low latency interrupt handling
- Level 4 Interrupt Priority
- Supports one NMI interrupt
- Supports 32 maskable external interrupts
- Supports 10 Cortex-M0+ exceptions
- High-priority interrupts can interrupt low-priority interrupt responses
- Support tail-chaining optimization
- Hardware Interrupt Vector Retrieval

3.9.2. Extended interrupt/event controller (EXTI)

EXTI adds flexibility to handle physical wire events and generates wake-up events when the processor wakes up from stop mode.

The EXTI controller has multiple channels, including a maximum of 16 GPIOs, 1 PVD output, 2 COMP outputs, RTC and LPTIM wake-up signals. GPIO, PVD and COMP can be configured to be triggered by a rising edge, falling edge or double edge. Any GPIO signal can be configured as EXTI0 ~ 15 channel through the select signal.

Each EXTI line can be independently masked through registers.

The EXTI controller can capture pulses shorter than the internal clock period.

Registers in the EXTI controller latch each event. Even in stop mode, after the processor wakes up from stop mode, it can identify the wake-up source or identify the GPIO and event that caused the interrupt.

3.10. Analog to digital converter (ADC)

The chip has a 12-bit SARADC. The module has up to 10 channels to be measured, including 8 external channels and 2 internal channels.

The conversion mode of each channel can be set to single, continuous, sweep, discontinuous mode. Conversion results are stored in left or right-aligned 16-bit data registers.

An analogue watchdog allows the application to detect if the input voltage exceeds a user-defined high or low threshold.

The ADC has been implemented to operate at a low frequency, resulting in lower power consumption.

At the end of sampling, conversion, and continuous conversion, an interrupt request is generated when the conversion voltage exceeds the threshold when simulating the watchdog.

3.11. Timer

The characteristics of different timers of ZC2103 are shown in the following table:

Table 3-3 Timer Features

Types	Timer	Bit Width	Counting Direction	Prescaler	DMA	Capture /compare channel	Complementary output
Advanced Timer	TIM1	16 bit	superior, Down, center aligned	1 ~ 65536	support	4	3
General purpose timer	TIM3	16-bit	superior, Down, center aligned	1 ~ 65536	support	4	-
	TIM14	16-bit	superior	1 ~ 65536	-	1	-
	TIM16, TIM17	16-bit	superior	1 ~ 65536	support	1	1

3.11.1. Advanced timer

The advanced timer (TIM1) consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler. It can be used in various scenarios, including pulse length measurement of input signals (input capture) or generating output waveforms (output compare, output PWM, complementary PWM with dead-time insertion).

TIM1 includes 4 independent channels:

- Input capture
- Output comparison
- PWM generation (edge or center-aligned mode)
- Single pulse mode output

If TIM1 is configured as a standard 16-bit timer, it has the same characteristics as the TIMx timer. Full modulation capability (0-100%) if configured as a 16-bit PWM generator.

In the MCU debug mode, TIM1 can freeze counting.

The timer feature with the same architecture is shared so that the TIM1 can work with other timers for synchronization or event chaining through the timer chaining function.

TIM1 supports the DMA function.

3.11.2. General-purpose timer

3.11.2.1. TIM3

The general-purpose timer TIM3 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler. It has 4 independent channels, each for input capture/output compare, PWM or single pulse mode output.

TIM3 can work with TIM1 through the timer link function.

TIM3 supports the DMA function.

The TIM3 can process quadrature (incremental) encoder signals and digital outputs from 1 to 3 Hall Effect Sensors.

In the MCU debug mode, the TIM 3 can freeze counting.

3.11.2.2. TIM14

The general-purpose timer TIM14 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler.

TIM14 has one independent channel for input capture/output compare, PWM or single pulse mode output.

In the MCU debug mode, the TIM14 can freeze counting.

3.11.2.3. TIM16/TIM17

The general-purpose timer TIM16 and TIM17 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler.

TIM16/TIM17 have 1 independent channel for input capture/output compare, PWM or single pulse mode output.

TIM16/TIM17 have one independent channel for input capture/output compare, PWM or single pulse mode output.

TIM16/TIM17 have complementary outputs with dead time.

TIM16/TIM17 supports the DMA function.

In the MCU debug mode, TIM 16/TIM17 can freeze counting.

3.11.3. Low power timer (LPTIM)

LPTIM is a 16-bit up counter with a 3-bit prescaler and only support a single count.

LPTIM can be configured as a stop mode wakeup source.

In the MCU debug mode, LPTIM can freeze the count value.

3.11.4. IWDG

Independent watchdog (IWDG) is integrated in the chip, and this module has the characteristics of high-security level, accurate timing and flexible use. IWDG finds and resolves functional confusion due to software failure and triggers a system reset when the counter reaches the specified timeout value.

The IWDG is clocked by LSI, so even if the main clock fails, it can keep working.

IWDG is the best suited for applications that require the watchdog as a standalone process outside of the main application and do not have high timing accuracy constraints.

Controlling of option byte can enable IWDG hardware mode.

IWDG is the wake-up source of stop mode, which wakes up stop mode by reset.

In the MCU debug mode, IWDG can freeze the count value.

3.11.5. WWDG

The system window watchdog is based on a 7-bit down counter and can be set to free-run. It acts as a watchdog to reset the system when a failure shows. The count clock is the APB clock (PCLK). It has early warning interrupt capability, and the counter can be freeze in the MCU debug mode.

3.11.6. SysTick timer

SysTick counters are specifically for real-time operating systems (RTOS) also can use as standard down counters.

SysTick Features:

- 24-bit count down
- Self-loading capability
- An interrupt can be generated when the counter reaches 0 (maskable)

3.12. Real time clock (RTC)

The real-time clock is an independent timer. It has a set of continuous counting counters, which can provide a clock calendar function under the corresponding software configuration. Modifying the value of the counter can reset the current time and date of the system.

RTC is a 32-bit programmable counter with a prescale factor of up to 2^{20} bits.

The RTC counter clock source can be LSI and the stop wake-up source.

RTC can generate alarm interrupt, second interrupt and overflow interrupt (maskable).

RTC supports clock calibration.

In the MCU debug mode, RTC can freeze counting.

3.13. I2C interface

I2C (inter-integrated circuit) bus interface connects the microcontroller and the serial I2C bus. It provides multi-master capability and controls all I2C bus specific sequences, protocols, arbitration and timing. Standard (Sm) and fast (Fm) are supported.

I2C Features:

- Slave and master mode
- Multi-host function: can be master or slave
- Support different communication speeds
 - Standard Mode (Sm): Up to 100 kHz
 - Fast Mode (Fm): up to 400 kHz
- As master

- Generate Clock
- Generation of Start and Stop
- As slave
 - Programmable I2C address detection
 - Discovery of the Stop bit
- 7-bit addressing mode
- General call
- Status flag
 - Transmit/receive mode flags
 - Byte transfer complete flag
 - I2C busy flag bit
- Error flag
 - Master arbitration loss
 - ACK failure after address/data transfer
 - Start/Stop error
 - Overrun/Underrun (clock stretching function disable)
- Optional Clock Stretching
- Single-byte buffer with DMA capability
- Software reset
- Analogue noise filter function

3.14. Universal synchronous asynchronous receiver/transmitter (USART)

ZC2103 contains 2 USARTs with precisely the same functions.

The Universal Synchronous Asynchronous Transceiver (USART) provides a flexible method for full-duplex data exchange with external devices using the industry-standard NRZ asynchronous serial data format. The USART utilizes a fractional baudrate generator to provide a wide range of baudrate options.

It supports simultaneous one-way communication and half-duplex single-wire communication, and it also allows multi-processor communication.

Automatic baudrate detection is supported.

High-speed data communication can be achieved by using the DMA method of the multi-buffer configuration.

USART features:

- Full-duplex asynchronous communication
- NRZ standard format
- Configurable 16 times or 8 times oversampling for increased flexibility in speed and clock tolerance
- Programmable baudrate shared by transmit and receive, up to 4.5Mbit/s
- Automatic baudrate detection
- Programmable data length of 8 or 9 bits
- Configurable stop bits (1 or 2 bits)

- Synchronous mode and clock output function for synchronous communication
- Single-wire half-duplex communication
- Independent transmit and receive enable bits
- Hardware flow control
- Receive/transmit bytes by DMA buffer
- Detection flag
 - Receive full buffer
 - Send empty buffer
 - End of transmission
- Parity Control
 - Send check digit
 - Check the received data
- Flagged interrupt sources
 - CTS change
 - Send empty register
 - Send completed
 - Receive full data register
 - Bus idle detected
 - Overflow error
 - Frame error
 - Noise operation
 - Error detection
- Multiprocessor communication
 - If the address does not match, enter silent mode
- Wake-up from silent mode: by idle detection and address flag detection

3.15. Serial peripheral interface (SPI)

ZC2103 contains one SPI.

Serial Peripheral Interface (SPI) allows the chip to communicate with external devices in half-duplex, full-duplex, and simplex synchronous serial communication. This interface can be configured in master mode and provides the communication clock (SCK) for external slave devices. The interface can also work in a multi-master configuration.

The SPI features are as follows:


- Master or slave mode
- 3 -wire full-duplex simultaneous transmission
- 2-wire half-duplex synchronous transmission (with bidirectional data line)
- 2-wire simplex synchronous transmission (no bidirectional data line)
- 8-bit or 16-bit transmission frame selection
- Support multi-master mode

- 8 master mode baudrate prescaler factors (max fPCLK/ 4)
- Slave mode frequency (max fPCLK/4)
- Both master and slave modes can be managed by software or hardware NSS: dynamic change of master/slave operating mode
- Programmable clock polarity and phase
- Programmable data order, MSB first or LSB first
- Dedicated transmit and receive flags that can trigger interrupts
- SPI bus busy status flag
- Motorola mode
- Interrupt-causing master mode faults, overloads
- Two 32-bit Rx and Tx FIFOs with DMA capability

3.16. SWD

The ARM SWD interface allows serial debugging tools to be connected to the ZC2103.

4. Pin configuration



4-1 Pin definition terminology and symbols

Types		Symbol	Definition
Port type		S	Supply pin
		G	Ground p in
		I/O	Input/output pin
		NC	Undefined
Port structure		COM	5V port, support analogue input and output function
		RST	Reset port, with internal weak pull-up resistor, does not support analog input and output function
Notes			Unless other specified, all ports are used as floating inputs between and after reset
Port function	Multi-plexing function		Function selected by GPIOx_AFR register
	Additional features		Directly selected or enabled through peripheral registers

Table 4-2QFN32 pin definition

序号	Pin Name	Type	Description
1	VSS	GND	Grounding
2	RF_VDD33	VDD	1.9V---3.6V RF power supply voltage input
3	TX	RF	PA Open drain output terminal, External LC matching network
4	VSS	GND	Grounding
5	RXP	RF I	Differential RF input terminal
6	RXN	RFI	
7	VSS	GND	Grounding
8	SDN	DI	RF Chip off enable, Highly effective
9	VSS	GND	Grounding
10	VR_DIG	VDD	Internal digital module LDO 1.8V output, external capacitance
11	PB2	I/O	GPIO/USART1_RX/ USART2_RX/ COMP1_INP
12	M_VDD	VDD	1.9V---3.6V Supply voltage input
13	PA12	I/O	GPIO/SPI1_MOSI / USART1_RTS
14	PA13	I/O	GPIO/SWDIO/ IR_OUT/ EVENTOUT/ SPI1_MISO/ TIM1_CH2/ USART1_RX/ MCO
15	PA14	I/O	GPIO/SWCLK/ USART1_TX/ USART2_TX/ EVENTOUT/ MCO
16	PB3	I/O	GPIO/SPI1_SCK/ TIM1_CH2/ USART1_RTS/ USART2_RTS/ EVENTOUT/ COMP2_INM
17	VSS	GND	Grounding
18	PB5	I/O	GPIO/SPI1_MOSI/ TIM3_CH2/ TIM16_BKIN/USART2_CK/ USART1_CK/ LPTIM_IN1/ COMP1_OUT
19	PB6	I/O	GPIO/USART1_TX/ TIM1_CH3/ TIM16_CH1N/ USART2_TX/ I2C_SCL/ LPTM_ETR/ EVENTOUT/ COMP2_INP
20	PB7	I/O	GPIO/USART1_RX / TIM17_CH1N / USART2_RX / I2C_SDA/ EVENTOUT/ COMP2_INM/ PVD_IN
21	PF4/BOOT0	I/O	GPIO/BOOT0
22	PF0/OSC_IN	I/O	GPIO/USART2_RX / TIM14_CH1 / USART1_RX / USART2_TX / I2C_SDA / OSC_IN

23	PF1/OSC_OUT	I/O	GPIO/USART2_TX / USART1_TX / USART2_RX / I2C_SCL / SP1_NSS / TIM14_CH / OSC_OUT
24	PF2/NRST	I/O	GPIO/MCO / USART2_RX / NRST
25	PA0	I/O	GPIO/USART1_CTS / USART2_CTS / COMP1_OUT / TIM1_CH3 / TIM1_CH11N / SPI1_MISO / USART2_TX / IR_OUT / ADC_IN0 / COMP1_INM
26	PA5	I/O	GPIO/SPI1_SCK / LPTIM_ETR / EVENTOUT / TIM3_CH2 / USART2_RX / MCO / ADC_IN5
27	PA4	I/O	GPIO/SPI1_NSS / USART1_CK / TIM14_CH1 / USART2_CK / EVENTOUT / RTC_OUT / TIM3_CH3 / USART2_TX / ADC_IN4
28	RF_VDD33	VDD	1.9V---3.6V RF power supply voltage input
29	XOUT	AO	RF Crystal oscillator output
30	XIN	AI	RF Crystal oscillator input
31	VR_AMS	VDD	Internal SYN module LDO 1.8V output, external capacitance
32	VR_VCO	VDD	Internal AMS module LDO 1.8V output, external capacitance

Note :

- (1) Selecting PF2 or NRST is configured through option bytes .
- (2) After reset, the two pins of PA13 and PA14 are configured as SWDIO and SWCLK AF function, the former internal pull-up resistor, the latter internal pull-down resistor is activated.
- (3) PF4 -BOOT0 is the default digital input mode, and the pull-down is enabled.

4.2. Port B multiplexing function mapping

Table 4-4 Port B multiplexing function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB5	SPI1_MOSI	TIM3_CH2	TIM16_BKIN	USART1_CK	USART2_CK	LPTIM_IN1	-	COMP1_OUT
PB6	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	USART1_TX	TIM1_CH3	TIM16_CH1N	-	USART2_TX	LPTIM_ETR	I2C_SCL	EVENTOUT
PB7	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	USART1_RX	-	TIM17_CH1N	-	USART2_RX	-	I2C_SDA	EVENTOUT

4.3. Port F multiplexing function mapping

Table 4-5 Port F multiplexing function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0-OSC_IN	-	-	TIM14_CH1	-	USART2_RX	-	-	-
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1_RX	USART2_TX	-	-	I2C_SDA	-	-	-
PF1-OSC_OUT	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	-	-	-	USART2_TX	-	-	-
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF2-NRST	USART1_TX	USART2_RX	SPI1_NSS	-	I2C_SCL	TIM14_CH1	-	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF4-BOOT0	-	-	-	-	USART2_RX	-	MCO	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF4-BOOT0	-	-	-	-	-	-	-	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7

5. Memory Map




Figure 5-1 Memory map

Table 5-1 Memory address

Type	Boundary Address	Size	Memory Area	Description
S RAM	0x2000 1 000-0x3FFF FFFF	512MBytes	Reserved	
	0x2000 0000-0x2000 0FFF	4KBytes	SRAM	Depending on the hardware, the SRAM is up to 4k Bytes
Code	0x1FFF 1000-0x1FFF FFFF	4 KBytes	Reserved	
	0x1FFF 0F80-0x1FFF 0FFF	128Bytes	Reserved	
	0x1FFF 0F00-0x1FFF 0F7F	128Bytes	Factory config	Store HSI trimming data, flash erasing time configuration parameters
	0x1FFF 0E80-0x1FFF 0EFF	1 28Bytes	Option bytes	Option bytes
	0x1FFF 0E00-0x1FFF 0E7F	1 28Bytes	UID	Unique ID
	0x1FFF 0000-0x1FFF 0DFF	3.5KBytes	System memory	Store the boot loader
	0x0800 8000-0x1FFE FFFF	384MBytes	Reserved	
	0x0800 0000-0x0800 7FFF	32KBytes	Main flash memory	

	0x0000 8000-0x07FF FFFF	128MBytes	Reserved	
	0x0000 0000-0x0000 7FFF	32KBytes	According to the Boot configuration: 1) Main flash memory 2) System memory 3) SRAM	

Note:

Except for 0x1FFF 0E00-0x1FFF 0E7F, the above spaces are marked as reserved spaces, which cannot be written and read as 0 with response error.

Table 5-2 Peripheral register address

Bus	Boundary Address	Size	Peripheral
	0xE000 0000-0xE00F FFFF	1Mbytes	M0+
IOPORT	0x5000 1800-0x5FFF FFFF	256MBytes	Reserved ⁽¹⁾
	0x5000 1400-0x5000 17FF	1KBytes	GPIOF
	0x5000 1000-0x5000 13FF	1KBytes	Reserved
	0x5000 0C00-0x5000 0FFF	1Kbytes	Reserved
	0x5000 0C00-0x5000 0FFF	1K bytes	Reserved
	0x5000 0400-0x5000 07FF	1K bytes	GPIOB
	0x5000 0000-0x5000 03FF	1K bytes	GPIOA
AHB	0x4002 3400-0x4FFF FFFF		Reserved
	0x4002 300C-0x4002 33FF	1Kbytes	Reserved
	0x4002 3000-0x4002 3008		CRC
	0x4002 2400-0x4002 2FFF		Reserved
	0x4002 2124-0x4002 23FF	1KBytes	Reserved
	0x4002 2000-0x4002 2120		Flash
	0x4002 1C00-0x4002 1FFF	3KBytes	Reserved
	0x4002 1888-0x4002 1BFF	1Kbytes	Reserved
	0x4002 1800-0x4002 1884		EXTI ⁽²⁾
	0x4002 1400-0x4002 17FF	1Kbytes	Reserved
	0x4002 1064-0x4002 13FF	1KBytes	Reserved
	0x4002 1000-0x4002 1060		RCC ⁽²⁾
	0x4002 0C00-0x4002 0FFF	1KBytes	Reserved
	0x4002 0040-0x4002 03FF	1KBytes	Reserved
0x4002 0000-0x4002 003C	DMA		
APB	0x4001 5C00-0x4001 FFFF	32KBytes	Reserved
	0x4001 5880-0x4001 5BFF	1KBytes	Reserved
	0x4001 5800-0x4001 587F		DBG
	0x4001 4C00-0x4001 57FF	3KBytes	Reserved
	0x4001 4850-0x4001 4BFF	1KBytes	Reserved
	0x4001 4800-0x4001 484C		TIM17
	0x4001 4450-0x4001 47FF	1KBytes	Reserved
	0x4001 4400-0x4001 404C		TIM16
	0x4001 3C00-0x4001 43FF	2KBytes	Reserved
	0x4001 381C-0x4001 3BFF	1KBytes	Reserved
	0x4001 3800-0x4001 3018		USART1
	0x4001 3400-0x4001 37FF	1Kbytes	Reserved
	0x4001 3010-0x4001 33FF	1Kbytes	Reserved
	0x4001 3000-0x4001 300C		SPI1

0x4001 2C50-0x4001 2FFF	1Kbytes	Reserved
0x4001 2C00-0x4001 2C4C		TIM1
0x4001 2800-0x4001 2BFF	1Kbytes	Reserved
0x4001 270C-0x4001 27FF	1Kbytes	Reserved
0x4001 2400-0x4001 2708		ADC
0x4001 0400-0x4001 23FF	8Kbytes	Reserved
0x4001 0220-0x4001 03FF	1KBytes	Reserved
0x4001 0200-0x4001 021F		COMP1 and COMP2
0x4001 0000-0x4001 01FF		SYSCFG
0x4000 B400-0x4000 FFFF	19KBytes	Reserved
0x4000 B000-0x4000 B3FF	1KBytes	Reserved
0x4000 8400-0x4000 AFFF	11KBytes	Reserved
0x4000 8000-0x4000 83FF	1KBytes	Reserved
0x4000 7C28-0x4000 7FFF	1KBytes	Reserved
0x4000 7C00-0x4000 7C24		LPTIM
0x4000 7400-0x4000 7BFF	2KBytes	Reserved
0x4000 7018-0x4000 73FF	1KBytes	Reserved
0x4000 7000-0x4000 7014		PWR ⁽³⁾
0x4000 5800-0x4000 6FFF	6KBytes	Reserved
0x4000 5434-0x4000 57FF	1KBytes	Reserved
0x4000 5400-0x4000 5430		I2C
0x4000 4800-0x4000 53FF	3KBytes	Reserved
0x4000 441C-0x4000 47FF	1KBytes	Reserved
0x4000 4400-0x4000 4418		USART2
0x4000 3C00-0x4000 43FF	1KBytes	Reserved
0x4000 3800-0x4000 3BFF	1KBytes	Reserved
0x4000 3400-0x4000 37FF	1KBytes	Reserved
0x4000 3014-0x4000 33FF	1KBytes	Reserved
0x4000 3000-0x4000 0010		IWDG
0x4000 2C0C-0x4000 2FFF	1KBytes	Reserved
0x4000 2C00-0x4000 2C08		WWDG
0x4000 2830-0x4000 2BFF	1KBytes	Reserved
0x4000 2800-0x4000 282C		RTC ⁽³⁾
0x4000 2400-0x4000 27FF	1KBytes	Reserved
0x4000 2054-0x4000 23FF	1KBytes	Reserved
0x4000 2000-0x4000 0050		TIM14
0x4000 1800-0x4000 1FFF	2KBytes	Reserved
0x4000 1400-0x4000 17FF	1KBytes	Reserved
0x4000 1000-0x4000 13FF	1KBytes	Reserved
0x4000 0800-0x4000 0FFF	2KBytes	Reserved
0x4000 0450-0x4000 07FF	1Kbytes	Reserved
0x4000 0400-0x4000 044C		TIM3
0x4000 0000-0x4000 03FF	1KBytes	Reserved

Note :

- (1) The address space marked as Reserved by AHB in the above table cannot be written, read is 0, and a hardfault is generated. The address space marked as Reserved by APB cannot be written, read back as 0, but no hardfault will be generated.

- (2) Not only supports 32 bit word access, but also supports halfword and byte access.
- (3) Not only supports 32 bit word access, but also supports half word access.

6. Electrical characteristics

6.1. Test conditions

All voltages are referenced to VSS unless otherwise specified.

6.1.1. Min and Max

Unless otherwise specified, the chip is screened by mass production testing at ambient temperature $T_A = 25^\circ\text{C}$ and $T_A = T_{A(\text{max})}$, guaranteed to reach the minimum value and maximum value under the worst ambient temperature, supply voltage and clock frequency conditions.

Based on electrical characterization results, design simulations, and/or process parameters noted below the table, not tested in production. Minimum and maximum values are referenced to sample testing and averaged plus or minus three times the standard deviation.

6.1.2. Typical value

Unless otherwise specified, typical data is based on $T_A = 25^\circ\text{C}$ and $V_{CC} = 3.3\text{V}$. These data are for design guidance only and have not been tested.

Typical ADC accuracy values are obtained by sampling a standard batch, tested under all temperature ranges, and 95% of the chip error is less than or equal to the given value.

6.2. Absolute maximum ratings

If the applied voltage exceeds the absolute maximum value given in the table below, it may cause permanent damage to the chip. Only the strength ratings that can be tolerated are listed here, and it does not imply that the functional operation of the device is correct under these conditions. Operating under maximum conditions for a long time may affect the reliability of the chip.

Table 6-1 Voltage characteristics ⁽¹⁾

Symbol	Describe	Minimum value	Maximum value	Unit
VCC	External mains power supply	-0.3	6.25	V
V _{IN}	Input voltage of other pins	-0.3	VCC+0.3	V

(1) Power supply VCC and ground VSS pins must always be connected to the external power supply within the allowable range.

Table 6-2 Current characteristics

Symbol	Describe	Maximum value	Unit
I _{VCC}	Flowing into VCC pin (supply current) ⁽¹⁾	100	mA
I _{VSS}	Total current flowing out of VSS pin (outflow current) ⁽¹⁾	100	
I _{IO(PIN)}	Output sink current of COM IO	20	
	Source current for all IOs	- 20	

(1) Power supply VCC and ground VSS pins must always be connected to the external power supply within the allowable range.

Table 6-3 Temperature characteristics

Symbol	Describe	Value	Unit
T _{STG}	Storage temperature range	-65 ~ +150	°C
T _O	Range of working temperature	- 40 ~ + 8 5	°C

6.3. Operating conditions

6.3.1. General operating conditions

Table 6-4 General operating conditions

Symbol	Parameter	Condition	Minimum	Maximum value	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	32	MHz
f _{PCLK}	Internal APB Clock Frequency	-	0	32	MHz
V _{CC}	Standard working voltage	-	1.7	5.5	V
V _{IN}	IO input voltage	-	-0.3	V _{CC} +0.3	V
T _A	ambient temperature	-	-40	85	°C
T _J	Junction temperature	-	-40	90	°C

6.3.2. Power on and down operating conditions

Table 6-5 Power on and Power down Operating Conditions

Symbol	Parameter	Condition	Minimum	Maximum value	Unit
t _{VCC}	V _{CC} rise rate	-	0	∞	us/V
	V _{CC} fall rate	-	20	∞	

6.3.3. Embedded reset and LVD module features

Table 6-6 Embedded Reset Module Features

Symbol	Parameter	Condition	Minimum	Typical value	Maximum value	Unit
t _{RSTTEMPO} ⁽¹⁾	Reset time	-	-	4.0	7.5 _	ms
V _{POR/PDR}	POR/PDR reset threshold	rising edge	1.5 0 ⁽²⁾	1.6 0	1.7 0	V
		falling edge	1.45 ⁽¹⁾	1.55	1.65 ⁽²⁾	V
V _{BOR1}	BOR threshold 1	rising edge	1.70 ⁽²⁾	1.80	1.90	V
		falling edge	1.60	1.70	1.80 ⁽²⁾	V
V _{BOR2}	BOR threshold 2	rising edge	1.90 ⁽²⁾	2.00	2.10	V
		falling edge	1.80	1.90	2.00 ⁽²⁾	V
V _{BOR3}	BOR threshold 3	rising edge	2.10 ⁽²⁾	2.20	2.30	V
		falling edge	2.00	2.10	2.20 ⁽²⁾	V
V _{BOR4}	BOR threshold 4	rising edge	2.30 ⁽²⁾	2.40	2.50	V
		falling edge	2.20	2.30	2.40 ⁽²⁾	V

V _{BOR5}	BOR threshold 5	rising edge	2.50 ⁽²⁾	2.60	2.70	V
		falling edge	2.40	2.50	2.60 ⁽²⁾	V
V _{BOR6}	BOR threshold 6	rising edge	2.70 ⁽²⁾	2.80	2.90	V
		falling edge	2.60	2.70	2.80 ⁽²⁾	V
V _{BOR7}	BOR threshold 7	rising edge	2.90 ⁽²⁾	3.00	3.10	V
		falling edge	2.80	2.90	3.00 ⁽²⁾	V
V _{BOR8}	BOR threshold 8	rising edge	3.10 ⁽²⁾	3.20	3.30	V
		falling edge	3.00	3.10	3.20 ⁽²⁾	V
V _{PVD0}	PVD threshold 0	rising edge	1.70 ⁽²⁾	1.80	1.90	V
		falling edge	1.60	1.70	1.80 ⁽²⁾	V
V _{PVD1}	PVD Threshold 1	rising edge	1.90 ⁽²⁾	2.00	2.10	V
		falling edge	1.80	1.90	2.00 ⁽²⁾	V
V _{PVD2}	PVD Threshold 2	rising edge	2.10 ⁽²⁾	2.20	2.30	V
		falling edge	2.00	2.10	2.20 ⁽²⁾	V
V _{PVD3}	PVD Threshold 3	rising edge	2.30 ⁽²⁾	2.40	2.50	V
		falling edge	2.20	2.30	2.40 ⁽²⁾	V
V _{PVD4}	PVD Threshold 4	rising edge	2.50 ⁽²⁾	2.60	2.70	V
		falling edge	2.40	2.50	2.60 ⁽²⁾	V
V _{PVD5}	PVD threshold 5	rising edge	2.70 ⁽²⁾	2.80	2.90	V
		falling edge	2.60	2.70	2.80 ⁽²⁾	V
V _{PVD6}	PVD threshold 6	rising edge	2.90 ⁽²⁾	3.00	3.10	V
		falling edge	2.80	2.90	3.00 ⁽²⁾	V
V _{PVD7}	PVD threshold 7	rising edge	3.10 ⁽²⁾	3.20	3.30	V
		falling edge	3.00	3.10	3.20 ⁽²⁾	V
V _{POR_PDR_hyst} ⁽¹⁾	POR / PDR hysteresis voltage	-		50		mV
V _{PVD_BOR_hyst} ⁽¹⁾	PVD hysteresis voltage			100		mV
I _{dd} (PVD)	PVD power consumption			0.6		uA
I _{dd} (BOR)	BOR power consumption			0.6		uA

(1) Guaranteed by design, not tested in production.

(2) Data is based on assessment results and is not tested in production.

6.3.4. Operating current characteristics

Table 6-7 Run mode current

Symbol	Condition						Typical value ⁽¹⁾	Maximum value	Unit
	System clock	Frequency	Code	Run	Peripheral clock	FLASH sleep			
IDD(run)	HSI	24MHz	While(1)	Flash	ON	DISABLE	1.5	-	mA
					OFF	DISABLE	0.9	-	
		16MHz			ON	DISABLE	1.1	-	
					OFF	DISABLE	0.7	-	
		8MHz			ON	DISABLE	0.7	-	
					OFF	DISABLE	0.5	-	
		4MHz			ON	DISABLE	0.5	-	

				OFF	DISABLE	0.35	-	
	LSI	32.768kHz		ON	DISABLE	170	-	uA
				OFF	DISABLE	170	-	
	LSI	32.768kHz		ON	ENABLE	95	-	uA
				OFF	ENABLE	95	-	

(1) Data is based on assessment results and is not tested in production.

surface 6-8Sleep mode current

Symbol	Condition				Typical value ⁽¹⁾	Maximum value	Unit
	System clock	Frequency	Peripheral clock	FLASH sleep			
IDD(sleep)	HSI	24MHz	ON	DISABLE	1	-	mA
			OFF	DISABLE	0.6	-	mA
		16MHz	ON	DISABLE	0.75	-	mA
			OFF	DISABLE	0.5	-	mA
		8MHz	ON	DISABLE	0.5	-	mA
			OFF	DISABLE	0.35	-	mA
		4MHz	ON	DISABLE	0.4	-	mA
			OFF	DISABLE	0.35	-	mA
	LSI	32.768kHz	ON	DISABLE	170	-	uA
			OFF	DISABLE	170	-	uA
	LSI	32.768kHz	ON	ENABLE	95	-	uA
			OFF	ENABLE	96	-	uA

(1) Data is based on assessment results and is not tested in production.

Table 6-9Stop mode current

Symbol	Condition					Typical value ⁽¹⁾	Maximum value	Unit
	VCC	VDD	MR/LPR	LSI	Peripheral clock			
I _{DD} (stop)	1.7~5.5V	1.2V	MR	-	-	70	-	uA
					RTC+IWDG+LPTIM	6	-	
		1.2V	LPR	ON	IWDG	6	-	
					LPTIM	6	-	
					RTC	6	-	
					No	6	-	
		1.0V	LPR	ON	RTC+IWDG+LPTIM	4.5	-	
					IWDG	4.5	-	
					LPTIM	4.5	-	
					RTC	4.5	-	
		OFF	No	4.5	-			

(1) Data is based on assessment results and is not tested in production.

6.3.5. Low power mode wake-up time

Table 6-10 Low power mode wake-up time

Symbol	Parameters ⁽¹⁾		Condition	Typical value ⁽²⁾	maximum value	unit
T _{WUSLEEP}	Wake-up time from sleep		-	1.65		us
T _{WUSTOP}	Wake-up time from stop	Powered by MR	Execute program in Flash, HSI (24 Mhz) as system clock	3.5		us
		Powered by LPR	Execute program in Flash, HSI as system clock	VDD=1.2V	6	us
				VDD=1.0V	6	

- (1) The wake-up time is measured from the wake-up time until the first instruction is read by the user program.
- (2) Data is based on assessment results and is not tested in production.

6.3.6. External clock source characteristics

6.3.6.1. External high-speed clock

In the bypass mode of HSE (the HSEBYP of RCC_CR is set), when the high-speed start-up circuit in the chip stops working, the corresponding IO is used as a standard GPIO.




Figure 6-1 External high-speed clock timing diagram

Table 6-11 External high-speed clock features

Symbol	Parameters ⁽¹⁾	Minimum	Typical value	Maximum value	Unit
f _{HSE_ext}	User external clock frequency	0	8	32	MHz
V _{HSEH}	Input pin high level voltage	0.7VCC		VCC	V
V _{HSEL}	Input pin low level voltage	Vss		0.3VCC	
t _w (HSEH) t _w (HSEL)	Enter high or low time	1.5			ns
t _r (HSE) t _f (HSE)	Enter the rise/fall time	-		20	ns

- (1) Guaranteed by design, not tested in production.

6.3.6.2. External high-speed crystal

An external 4~32MHz crystal/ceramic resonator. In the application, the crystal and load capacitors should be as close as possible to the pins to minimize output distortion and start-up settling time.

Table 6-12 External high-speed crystal characteristics

Symbol	Parameter	Condition ⁽¹⁾	Minimum ⁽²⁾	Typical value	Maximum ⁽²⁾	Unit
f _{OSC_IN}	Oscillation frequency	-	4		32	MHz
IDD ⁽⁴⁾	HSE power consumption	During startup			5.5	mA
		VCC=3V, Rm=30Ω, CL=10pF @8MHz		0.58		
		VCC=3V, Rm=45Ω, CL=10pF @8MHz		0.59		
		VCC=3V, Rm=30Ω, CL=5pF @32MHz		0.89		
		VCC=3V, Rm=30Ω, CL=10pF @32MHz		1.10		
		VCC=3V, Rm=30Ω, CL=20pF @32MHz		1.90		
t _{SU} (HSE) ⁽³⁾ (4)	Start Time	f _{OSC_IN} =32MHz		3		ms
		f _{OSC_IN} =4MHz		15		ms

- (1) Crystal/ceramic resonator characteristics are based on the manufacturer datasheet.
- (2) Guaranteed by design, not tested in production.
- (3) t_{SU}(HSE) is the start-up time from enable (by software) to the clock oscillation reaches stability, measured for a standard crystal/resonator, which can vary greatly from one crystal/resonator to another.
- (4) Data is based on assessment results and is not tested in production.

6.3.7. Internal high frequency clock source HSI characteristics

Table 6-13 Internal high frequency clock source characteristics

Symbol	Parameter	Condition	Minimum	Typical value	Maximum	Unit
f _{HSI}	HSI frequency	T _A =25°C, VCC=3.3V	23.83 ⁽²⁾	24	24.17 ⁽²⁾	MHz
			21.97 ⁽²⁾	22.12	22.27 ⁽²⁾	MHz
			15.89 ⁽²⁾	16	16.11 ⁽²⁾	MHz
			7.94 ⁽²⁾	8	8.06 ⁽²⁾	MHz
			3.97 ⁽²⁾	4	4.03 ⁽²⁾	MHz
Δ _{Temp} (HSI)	HSI frequency temperature drift	VCC=1.7V~5.5V, T _J =0C~85C	-2 ⁽²⁾		2 ⁽²⁾	%
		VCC=1.7V~5.5V, T _J =-40C~85C	-4 ⁽²⁾		2 ⁽²⁾	%
f _{TRIM} ⁽¹⁾	HSI fine-tuning accuracy			0.1		%
D _{HSI} ⁽¹⁾	Duty cycle		45 ⁽¹⁾		55 ⁽¹⁾	%
t _{Stab} (HSI)	HSI stabilization time			2	4 ⁽¹⁾	us
I _{DD} (HSI) ⁽²⁾	HSI power consumption	4MHz		100		uA
		8MHz		105		uA
		16MHz		150		uA
		22.12MHz, 24MHz		180		uA

- (1) Guaranteed by design, not tested in production.
 (2) Data is based on assessment results and is not tested in production.

6.3.8. Internal low frequency clock source LSI characteristics

Table 6-14 Internal low frequency clock characteristics

Symbol	Parameter	Condition	Minimum	Typical value	Maximum	Unit
f_{LSI}	LSI frequency	$T_A=25^{\circ}C, VCC=3.3V$	-1		+1	%
$\Delta_{Temp(LSI)}$	LSI frequency temperature drift	$VCC=1.6V\sim 5.5V, T_J=0C\sim 70C$	-10 ⁽²⁾		10 ⁽²⁾	%
		$VCC=1.6V\sim 5.5V, T_J=-40C\sim 85C$	-20 ⁽²⁾		20 ⁽²⁾	%
$f_{TRIM}^{(1)}$	LSI fine-tuning accuracy			0.2		%
$t_{stab(LSI)}^{(1)}$	LSI stabilization time			150		us
$I_{DD(LSI)}^{(1)}$	LSI power consumption			210		nA

- (1) Guaranteed by design, not tested in production.
 (2) Data is based on assessment results and is not tested in production.

6.3.9. Memory characteristics

Table 6-15 Memory characteristics

Symbol	Parameter	Condition	Typical value	Maximum ⁽¹⁾	Unit
t_{prog}	Page program	-	1.0	1.5	ms
t_{ERASE}	Page/sector/mass erase	-	3.0	4.5	ms
I_{DD}	Page programe		2.1	2.9	mA
	Page/sector/mass erase		2.1	2.9	mA

- (1) Guaranteed by design, not tested in production.

Table 6-16 Memory erase times and data retention

Symbol	Parameter	Condition	Minimum ⁽¹⁾	Unit
N_{END}	Erase and write times	$T_A = -40\sim 85^{\circ}C$	100	kcycle
t_{RET}	Data retention period	10 kcycle $T_A = 55^{\circ}C$	20	Year

- (1) Data is based on assessment results and is not tested in production.

6.3.10. EFT characteristics

Symbol	Parameter	Condition	Grade	Typical value	Unit
EFT to IO		IEC61000-4-4	B	2	KV
EFT to Power		IEC61000-4-4	B	4	KV

6.3.11. ESD & LU Characteristics

Table 6-17ESD & LU characteristics

Symbol	Parameter	Condition	Typical value	Unit
$V_{ESD(HBM)}$	Static Discharge Voltage (human body model)	ESDA/JEDEC JS-001-2017	6	KV
$V_{ESD(CDM)}$	Static Discharge Voltage (charging equipment model)	ESDA/JEDEC JS-002-2018	1	KV
$V_{ESD(MM)}$	Static discharge voltage (machine model)	JESD22-A115C	200	V
LU	Static Latch-Up	JESD78E	200	mA

6.3.12. Port characteristics

Table 6-18IO static characteristics

Sym-bol	Parameter	Condition	Minimum	Typi-cal value	Maximum	Unit
V_{IH}	Input high level voltage	$V_{CC}=1.7V\sim 5.5V$	$0.7V_{CC}$			V
V_{IL}	Input low level voltage	$V_{CC}=1.7V\sim 5.5V$			$0.3V_{CC}$	V
$V_{hys}^{(1)}$	Schmitt hysteresis voltage			200		mV
I_{lkg}	Input leakage current				1	μA
R_{PU}	Pull-up resistor		30	50	70	$k\Omega$
R_{PD}	Pull-down resistor		30	50	70	$k\Omega$
$C_{IO}^{(1)}$	Pin capacitance			5		pF

(1) Guaranteed by design, not tested in production.

Table 6-19 Output Voltage Characteristics

sym-bol	Parameters ⁽¹⁾	condition	minimum	maxi-mum value	unit
V_{OL}	COM IO output low level	$I_{OL} = 8\text{ mA}, V_{CC} \geq 2.7\text{ V}$	-	0.4	V
V_{OL}		$I_{OL} = 4\text{ mA}, V_{CC} = 1.8\text{ V}$	-	0.5	V
V_{OH}	COM IO output high level	$I_{OH} = 8\text{ mA}, V_{CC} \geq 2.7\text{ V}$	$V_{CC}-0.4$	-	V
V_{OH}		$I_{OH} = 4\text{ mA}, V_{CC} = 1.8\text{ V}$	$V_{CC}-0.5$	-	V

(1) IO types can refer to the terms and symbols defined by the pins.

6.3.13. NRST pin characteristics

Table 6-20NRST pin characteristics

Sym-bol	Parameter	Condition	Mini-mum	Typical value	Maxi-mum	Unit
V_{IH}	Input high level voltage	$V_{CC}=1.7V\sim 5.5V$	$0.7V_{CC}$			V
V_{IL}	Input low level voltage	$V_{CC}=1.7V\sim 5.5V$			$0.2V_{CC}$	V
$V_{hys}^{(1)}$	Schmitt hysteresis voltage			300		mV
I_{lkg}	Input leakage current				1	μA
$R_{PU}^{(1)}$	Pull-up resistor		30	50	70	$k\Omega$
$R_{PD}^{(1)}$	Pull-down resistor		30	50	70	$k\Omega$

C _{IO}	Pin capacitance			5		pF
-----------------	-----------------	--	--	---	--	----

(1) Guaranteed by design, not tested in production.

6.3.14. ADC characteristics

Table 6-21 ADC characteristics

Symbol	Parameter	Condition	Minimum	Typical value	Maximum	Unit
I _{DD}	Power consumption	@0.75MSPS		1.0		mA
C _{IN} ⁽¹⁾	Internal sample and hold capacitors			5		pF
F _{ADC}	Convert clock frequency	VCC=1.7~2.3V	1	4	6 ⁽²⁾	MHz
		VCC=2.3~5.5V	1	8	12 ⁽²⁾	MHz
T _{samp} ⁽¹⁾		@0.75MSPS		1.0		mA
		VCC=2.3~5.5V	0.1			us
T _{conv} ⁽¹⁾				12*Tclk		
T _{eo} ⁽¹⁾				0.5*Tclk		
DNL ⁽²⁾				±2		LSB
INL ⁽²⁾				±3		LSB
Offset ⁽²⁾				±2		LSB

(1) Guaranteed by design, not tested in production.

(2) Data is based on assessment results and is not tested in production.

6.3.15. Comparator characteristics

Table 6-22 Comparator features⁽¹⁾

Symbol	Parameter	Condition	Minimum	Typical value	Maximum	Unit	
V _{IN}	Input voltage range		0		VCC	V	
V _{BG}	Scale input voltage		VREFINT				
V _{SC}	Scaler offset voltage			±5	±10	mV	
I _{DD} (SCALER)	Scaler static consumption	BRG_EN=0(bridge disable)		200	300	nA	
		BRG_EN=1(bridge enable)		0.8	1	uA	
t _{START_SCALER}	Scaler startup time			100	200	us	
t _{START}	Startup time to reach propagation delay specification	High-speed mode			5	us	
		Medium-speed mode			15		
t _D	Propagation delay	200mV step; 100mV overdrive	High-speed mode		30	50	ns
			Medium-speed mode			0.3	0.6

		>200mV step;100mV overdrive	High-speed mode			10	us
			Medium-speed mode				1.2
Voffset	Offset error					±5	mV
Vhys	hysteresis	No hysteresis				0	mV
		Low hysteresis				10	
		Medium hysteresis				20	
		High hysteresis				30	
IDD	consumption	Medium-speed mode; No de-glitcher	Static			5	uA
			With 50kHz and ±100mv overdrive square signal			6	uA
		Medium-speed mode With de-glitcher	Static			7	uA
			With 50kHz and ±100mv overdrive square signal			8	uA
		High-speed mode; No de-glitcher	Static			250	uA
			With 50kHz and ±100mv overdrive square signal			250	uA

(1) Guaranteed by design, not tested in production.

6.3.16. Temperature sensor characteristics

Table 6-23 Temperature sensor characteristics

Symbol	Parameter	Minimum	Typical value	Maximum	Unit
T _L ⁽¹⁾	VTS linearity with temperature		±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C(±5°C)	0.742	0.76	0.785	V
t _{START} ⁽¹⁾	Start-up time entering in continuous mode		70	120	us
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	9			us

- (1) Guaranteed by design, not tested in production.
- (2) Data is based on assessment results and is not tested in production.

6.3.17. Timer features

Table 6-24 Timer features

Symbol	Parameter	Condition	Minimum	Maximum	Unit
$t_{res(TIM)}$	Timer resolution time	-	1		$t_{TIMxCLK}$
		$f_{TIMxCLK} = 32MHz$	20.833		ns
f_{EXT}	Timer external clock frequency on CH1 to CH4	-		$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 32MHz$		24	
Res_{TIM}	Timer resolution	TIM1/3/14/16/17		16	Bit
$t_{COUNTER}$	16-bit counter clock period	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 32MHz$	0.020833	1365	us

Table 6-25 LPTIM characteristics (clock selection LSI)

Prescaler	PRESC [2:0]	Minimum overflow value	Maximum overflow value	Unit
/1	0	0.0305	1998.848	ms
/2	1	0.0610	3997.696	
/4	2	0.1221	8001.9456	
/8	3	0.2441	15997.3376	
/16	4	0.4883	32001.2288	
/32	5	0.9766	64002.4576	
/64	6	1.9531	127998.3616	
/128	7	3.9063	256003.2768	

Table 6-26 IWDG characteristics (clock selection LSI)

Prescaler	PR[2:0]	Minimum overflow value	Maximum overflow value	Unit
/4	0	0.122	499.712	ms
/8	1	0.244	999.424	
/16	2	0.488	1998.848	
/32	3	0.976	3997.696	
/64	4	1.952	7995.392	
/128	5	3.904	15990.784	
/256	6 or 7	7.808	31981.568	

Table 6-27 WWDG characteristics (clock select 32M Hz PCLK)

Prescaler	WDGTB[1:0]	Minimum overflow value	Maximum overflow value	Unit
1*4096	0	0.085	5.461	ms
2*4096	1	0.171	10.923	
4*4096	2	0.341	21.845	
8*4096	3	0.683	43.691	

6.3.18. Communication port characteristics

6.3.18.1. I2C bus interface features

I2C interface meets the requirements of the I2C -bus specification and user manual :

- Standard-mode(Sm): 100kbit/s
- Fast-mode(Fm): 400kbit/s

Timing is guaranteed by design, provided the I2C peripheral is properly configured and the I2C CLK frequency is greater than the minimum required in the table below.

Table 6-28 Minimum I2C CLK frequency

Symbol	Parameter	Condition	Minimum	Unit
f _{I2CCLK(min)}	Minimum I2CCLK frequency	Standard-mode	2	MHz
		Fast-mode	9	

I2C SDA and SCL pins have analog filtering, see table below.

Table 6-29 I2C filter characteristics

Symbol	Parameter	Minimum	Maximum	Unit
t _{AF}	Limiting duration of spikes suppressed by the filter (Spikes shorter than the limiting duration are suppressed)	50	260	ns

6.3.18.2. Serial Peripheral Interface SPI Characteristics

Table 6-30 SPI characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Master mode	-	12	MHz
		Slave mode	-	12	
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t _{su(NSS)}	NSS setup time	Slave mode	4T _{pclk}	-	ns
t _{h(NSS)}	NSS hold time	Slave mode	2T _{pclk} + 10	-	ns
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, fPCLK = 36 MHz, presc = 4	T _{pclk} *2 - 2	T _{pclk} *2 + 1	ns
t _{su(MI)} t _{su(SI)}	Data input setup time	Master mode, fPCLK = 48 MHz, presc = 4	T _{pclk} +5 ⁽¹⁾	-	ns
		Slave mode, fPCLK = 48 MHz, presc = 4	5	-	
t _{h(MI)} t _{h(SI)}	Data input hold time	Master mode	5	-	ns
		Slave mode	T _{pclk} +5	-	
t _{a(SO)}	Data output access time	Slave mode, presc = 4	0	3T _{pclk}	ns
t _{dis(SO)}	Data output disable time	Slave mode	2T _{pclk} +5	4T _{pclk} +5	ns
t _{v(SO)}	Data output valid time	Slave mode (after enable edge), presc = 4	0	1.5T _{pclk} ⁽²⁾	ns
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6	ns
t _{h(SO)}		Slave mode, presc = 4	0 ⁽³⁾	-	ns

$t_{h(MO)}$	Data output hold time	Master mode	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	45	55	%

- (1) The Master generates 1pclk to receive control signal before the receive edge.
- (2) Slave has a maximum of 1PCLK based on the sending edge of SCK delay, considering IO delay, etc., define 1.5PCLK.
- (3) In the case that the SCK duty cycle sent by the Master is wide between the receiving edge and the sending edge, the Slave updates the data before the sending edge.




Figure 6-2 SPI timing diagram – slave mode and CPHA=0




Figure 6-3 SPI timing diagram – slave mode and CPHA=1





Figure 6-4SPI timing diagram – master mode

7. Package information

7.1. QFN32 package information



COMMON DIMENSION & TOLERANCE			
SYMBOL	ALL DIMENSION IN MILLIMETERS		
	MINIMUM	MOINAL	MAXIMUM
A	0.70	0.75	0.80
A1	---	0.02	0.05
b	0.25	0.30	0.35
c	0.203REF		
D	5.90	6.00	6.10
D1	3.90	4.00	4.10
e	0.55BSC		
Ne	3.85BSC		
Nd	3.85BSC		
E	5.90	6.00	6.10
E1	3.90	4.00	4.10
L	0.35	0.40	0.45
h	0.30	0.35	0.40
K	0.40REF		

8. Ordering Information

Charley Yang

yanghuiming@szzzcx.cn

Communication Specialist

Contact 0086-18510941974

We chat: 18510941974

QQ: 1055569040

Web: www.crefuchip.com

Address: Building 2, Luxun Wenchuang Park,
Yuanda South Street, Haidian District, Beijing, China

9. Version history

Version	date	Description	Note
V1.0	2022-12-07	Initial version	-
			-